View MP5010DQ_6978322.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mp5010 5v, 1a- 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 1 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. the future of analog ic technology description the mp5010 is a protection device designed to protect circuitry on the output (source) from transients on input (v cc ). it also protects v cc from undesired shorts and transients coming from the source. at start up, inrush current is limited by limiting the slew rate at the source. the slew rate is controlled by a small capacitor at the dv/dt pin. the dv/dt pin has an internal circuit that allows the customer to float this pin (no connect) and still receive 1.5ms ramp time at the source. the max load at the output (source) is current limited. this is accomplished by utilizing a sense fet topology. the magnitude of the current limit is controlled by an external resistor from the i- limit pin to the source pin. an internal charge pump drives the gate of the power device, allowing a very low on-resistance dmos power fet of just 44m ? . the source is protected from the v cc input being too low or too high. under voltage lockout (uvlo) assures that v cc is above the minimum operating threshold, before the power device is turned on. if v cc goes above the high output threshold, the source voltage will be limited. the enable/fault pin allows the ic to be turned off and enter a low current shutdown state. this pin is bi-directional and allows feedback of fault information. momentary current spikes are not considered as faults, neither is the momentary over voltage. however prolonged over current or over voltage conditions will cause excessive power dissipation and result in a thermal shutdown. and the thermal shutdown will cause a fault condition. features ? integrated 44m ? power fet ? enable/fault pin ? adjustable slew rate for output voltage ? adjustable current limit ? thermal protection ? over voltage limit applications ? hot swap ? pc cards ? laptops typical application mp5010 n/c i-limit enable/fault source source source source source vcc dv/dt gnd 5 11 6 7 8 9 10 4 3 2 1 vin vout c dv/dt r limit en ?mps? and ?the future of analog ic technology? are registered trademarks of monolithic power systems, inc.
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 2 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. ordering information part number* package top marking temperature MP5010DQ qfn10 (3x3) 8e ?40 c to +85 c * for tape & reel, add suffix ?z (e.g. MP5010DQ?z). for rohs compliant packaging, add suffix ?lf (e.g. MP5010DQ?lf?z) package reference 1 2 3 4 5 10 9 8 7 6 absolute maxi mum ratings (1) v cc , source, i-limit ................................ 22v dv/dt, enable/fault .................................. 6v storage temperature.............. ?65c to +155 c operating junction temperature .. ?40 c to +150 c continuous power dissipation (t a =+25 o c) (2) ???????????????????2.5w recommended operating conditions (3) input voltage operating range ......... 4v to 10v thermal resistance (4) ja jc qfn10 ....................................50 ...... 12 ... c/w notes: 1) exceeding these ratings may damage the device. 2) the maximum allowable power dissipation is a function of the maximum junction temperature t j (max) the junction-to- ambient thermal resistance ja and the ambient temperature t a, the maximum allowable power dissipation at any ambient temperature is calculated using: p d (max)=(t j (max)-t a )/ ja . exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. internal thermal shutdown circuitry protects the device from permanent damage. reduce 0.2 watts for every 10 o c ambient temperature increasing 3) the device is not guaranteed to function outside of its operating conditions. 4) measured on jesd51-7 4-layer board.
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 3 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. electrical characteristics v cc = 5v, r limit =22 ? , capacitive load= 10 f, t a =25 c, unless otherwise noted. parameters symbol condition min typ max units power fet delay time t dly enabling of chip to i d =100ma with a 12 ? resistive load 0.2 ms t j =25 c 44 82 on resistance r dson t j =80 c, note 5 95 m ? off state output voltage v off v cc =18vdc, enable=0vdc, r l =500 ? 120 mv 0.5 in 2 pad, t a =25 c 4.2 continuous current i d minimum copper, t a =80 c 2.3 a thermal latch shutdown temperature t sd 175 c under/over voltage protection output clamping voltage v clamp overvoltage protection v cc =8v 5.95 6.65 7.35 v under voltage lockout v uvlo turn on, voltage going high 3.2 3.6 4.0 v under voltage lockout (uvlo) hysteresis v hyst 0.4 v current limit hold current i lim-ss 0 ? short resistance, r lim =22 ? , note 5 1.5 2.1 2.8 a trip current i lim-ol r lim =22 ? , 3.3 a dv/dt circuit slew rate dv/dt enable to v out =4.7v, note 6 0.8 1.5 2.5 ms enable/fault low level input voltage v il output disabled 0.5 v intermediate level input voltage v i (int) thermal fault, output disabled 0.82 1.4 1.95 v high level input voltage v ih output enabled 2.5 v high state maximum voltage v i (max) 4.8 v low level input current (sink) i il v enable =0v -28 -50 a maximum fanout for fault signal total number of chips that can be connected for simultaneous shutdown 3 units maximum voltage on enable pin v max note 7 vcc v total device device operational 2 3 bias current i bias thermal shutdown 1.3 ma minimum operating voltage for uvlo v min enable<0.5v 3.0 v notes: 5) guaranteed by design. 6) measure at (30% to 90%)/0.6. 7) maximum input voltage on enable pin to be 6.65v if vcc 6.65v. maximum input voltage on enable pin to be vcc if vcc 6.65v.
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 4 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. pin functions pin # name description 1-5 source this pin is the source of the inter nal power fet and the output terminal of the ic. 6 n/c do not connect, the pin must be float. 7 i-limit a resistor between this pin and the source pin sets the overload and short circuit current limit levels. 8 enable/fault the enable/fault pin is a tri-state, bi-direc tional interface. it can be used to enable the output of the device by floati ng the pin, or disable the chip by pulling it to ground (using an open drain or open collector devic e). if a thermal fault occurs, the voltage on this pin will go to an intermediate state to signal a monitoring circuit that the device is in thermal shutdown. 9 dv/dt the internal dv/dt circuit controls the slew rate of the output voltage at turn on. it has an internal capacitor that allows it to ramp up over the period of 1.5ms. an external capacitor can be added to this pin to increase the ramp time. if an additional time delay is not required, this pin should be left open. 10 gnd negative input voltage to the device. this is used as the internal reference for the ic. 11 v cc positive input voltage to the device (exposed pad).
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 5 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. typical performanc e characteristics v in = 5v, v en =3.3v, r limit =22 ? , c out =10uf, cdv/dt =1nf, t a =25c, unless otherwise noted. 1.85 1.9 1.95 2 2.05 2.1 3.5 4 4.5 5 5.5 6 input voltage(v) supply current (ma) 1.1 1.15 1.2 1.25 1.3 3.5 4 4.5 5 5.5 6 input voltage (v) supply current (ma) 45 46 47 48 49 50 51 52 3.5 4 4.5 5 5.5 6 input voltage(v) input-to-output voltage vs. load current supply current, ouput enabled vs. input voltage no load 0 20 40 60 80 100 120 140 0 0.5 1 1.5 2 2.5 3 load current (a) input-to-output voltage (mv) hold current vs. input voltage input voltage (v) hold current (a) response time (us) trip current & hold current (a) trip current vs. input voltage input voltage (v) trip current (a) current limit response vs. peak current 20 30 40 50 60 0 5 10 15 20 25 30 35 40 peak current (a) trip current & hold current vs. rlimit 0 1 2 3 4 0 20 40 60 80 100 120 r limit 1.8 1.9 2 2.1 2.2 3.5 4 4.5 5 5.5 6 2.9 3 3.1 3.2 3.3 3.4 3.5 4 4.5 5 5.5 6 trip current hold current
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 6 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. typical performanc e characteristics (continued) v in = 5v, v en =3.3v, r limit =22 ? , c out =10uf, cdv/dt=1nf, t a =25c, unless otherwise noted. en 2v/div en 5v/div v out 2v/div en 2v/div en 2v/div v out 2v/div en 5v/div en 2v/div v out 2v/div 4ms/div i out 1a/div en 2v/div i out 1a/div i out 1a/div en 2v/div i out 1a/div v out 2v/div i out 500ma/div i out 500ma/div v out 2v/div 4ms/div v out 2v/div
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 7 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. typical performanc e characteristics (continued) v in = 5v, v en =3.3v, r limit =22 ? , c out =10uf, cdv/dt=1nf, t a =25c, unless otherwise noted. v out 2v/div i out 2a/div v out 2v/div i out 5a/div 100us/div v out 2v/div i out 0.5a/div 200ms/div trip current=1.9a hold current=0.8a thermal shutdown v out 2v/div i out 1a/div 100ms/div trip current=3.2a thermal shutdown hold current=2.0a
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 8 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. block diagram source v cc enable/ fault enable thermal shutdown uvlo voltage clamp dv/dt control current limit charge pump i-limit gnd dv/dt figure 1?functional block diagram
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 9 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. current limit the desired current limit is a function of the external current limit resistor. current limit vs. current limit resistor (v cc =5v) current limit resistor ( ? ) 22 50 100 trip current (a) 3.3 2.0 1.9 hold current (a) 2.1 0.9 0.6 the hold current refers to the current limit. however, the current limit is set to the ?trip current? level when the output (source voltage) is near vcc. as the output decreasing, the current limit is decreased to the ?hold current? level. in a typical application using a current limit resistor of 22 ? , the trip current will be 3.3a and the hold current will be 2.1a. if the device is in its normal operating state and passing 2.0a it will need to dissipate only 176mw with the very low on resistance of 44m ? . for the package dissipation of 50c/watt, the temperature rise will only be + 9c. combined with a 25c ambient, this is only 34c total package temperature. during a short circuit condition, the device now has 5v across it and the hold current clamps at 2.1a and therefore must dissipate 10.5w. at 50c/watt, if uncontrolled, the temperature would rise above the mp5010 thermal protection (+175c) and shutdown the device to cause the temperature to drop below a hysteresis level. proper heat sink must be used if the device is intended to supply the hold current and not shutdown. without a heat sink, hold current should be maintained below 600ma at + 25c and below 360ma at +85c to prevent the device from activating the thermal shutdown feature. v in - v out v olts trip current hold current output current (amps) rise time the rise time is a function of the capacitor (cdv/dt) on the dv/dt pin. rise time vs. c dv/dt rise time = k rt *(50pf+c dv/dt ), k rt =28e6 cdv/dt none 50pf 500pf 1nf rise time (typical) (ms) 1.4 2.8 15.4 29.4 the ?start-up rise time? is measured by taking the 10% to 90% time and multiplied by 1.25 to get the ?interpolated? 0% to 100% rise time. enable 10_90 rise time start-up rise output supply 100% 90% 10% fault and enable pin the enable/fault pin is a bi-directional three levels i/o with a weak pull up current (25ua typical). the three levels are low, mid and high. it functions to enable/disable the part and to relay fault information. enable pin as an input: 1. low and mid disable the part. 2. low, in addition to disabling the part, clears the fault flag. 3. high enables the part (if the fault flag is clear). enable pin as an output: 1. the pull up current may (if not over ridden) allow a ?wired nor? pull up to enable the part. 2. an under voltage will cause a low on the enable pin, and will clear the fault flag. 3. a thermal fault will cause a mid level on the enable pin, and will set the fault flag.
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 10 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. the enable/fault line must be above the mid level for the output to be turned on. the fault flag is an internal flip-flop that can be set or reset under various conditions: 1. thermal shutdown: set fault flag 2. under voltage: reset fault flag 3. low voltage on enable/fault pin: reset fault flag 4. mid voltage on enable/fault pin: no effect under a fault, the enable/fault pin is driven to the mid level. there are 4 types of faults, and each fault has a direct and indirect effect on the enable/fault pin and the internal fault flag. in a typical application there are one or more of the mp5010 chips in a system. the enable/fault lines will typically be connected together. under voltage lock out operation if the supply (input) is below the uvlo threshold, the output is disabled, and the fault line is driven low. when the supply goes above the uvlo threshold, the output is enabled and the fault line is released. when the fault line is released it will be pulled high by a 25ua current source. no external pull up resistor is required. in addition, the pull up voltage is limited to 5 volts. thermal protection when thermal protection is triggered, the output is disabled and the fault line is driven to the mid level. the thermal fault condition is latched (meaning the fault flag is set), and the part will remain latched off until the fault (enable) line is brought low. cycling the power below the uvlo threshold will also reset the fault flag. fault description internal action effect on fault pin effect on flag effect on secondary part short/over current limit current none none none under voltage output is turned off internally drives enable/fault pin to logic low flag is reset secondary part output is disabled, and fault flag is reset. over voltage limit output voltage none none none thermal shutdown shutdown part. the part is latched off until a uvlo or externally driven to ground. internally drives enable/fault pin to mid level flag is set secondary part output is disabled.
mp5010 ? 5v, 5a programmable current limit switch mp5010 rev.0.91 www.monolithicpower.com 11 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. pcb layout pcb layout is very important to achieve stable operation. please follow these guidelines and take below figure for reference. place rlimit close to i_limit pin, cdv/dt close to dv/dt pin and input cap close to vcc pin. keep the n/c pin float. put vias in thermal pad and ensure enough copper area near vcc and source to achieve better thermal performance. top layer bottom layer figure 2 D pcb layout
mp5010 ? 5v, 5a programmable current limit switch notice: the information in this document is subject to change wi thout notice. users should warra nt and guarantee that third party intellectual property rights are not infringed upon w hen integrating mps products into any application. mps will not assume any legal responsibility for any said applications. mp5010 rev. 0.91 www.monolithicpower.com 12 9/23/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. package information qfn10 (3mm x 3mm) side view top view 1 10 6 5 bottom view 2.90 3.10 1.45 1.75 2.90 3.10 2.25 2.55 0.50 bsc 0.18 0.30 0.80 1.00 0.00 0.05 0.20 ref pin 1 id marking 1.70 0.50 0.25 recommended land pattern 2.90 note: 1) all dimensions are in millimeters. 2) exposed paddle size does not include mold flash. 3) lead coplanarity shall be 0.10 millimeter max. 4) drawing conforms to jedec mo-229, variation veed-5. 5) drawing is not to scale. pin 1 id see detail a 2.50 0.70 pin 1 id option b r0.20 typ. pin 1 id option a r0.20 typ. detail a 0.30 0.50 pin 1 id index area

▲Up To Search▲

Price & Availability of MP5010DQ

	To Download MP5010DQ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .